

128 archived paired shots; target95%. Full-grid bound corrects45 comparisons. Lines guide discrete grid points.
Modeled architectural cycles, not measured FPGA time; deadlines have no physical QEC interpretation.